var searchData=
[
  ['facility_0',['The UHD logging facility',['../log_8hpp.html#loghpp_logging',1,'']]],
  ['factory_1',['factory',['../structuhd_1_1rfnoc_1_1mock__block__container.html#a34d8837236b4e87f2d96137011eeb5e5',1,'uhd::rfnoc::mock_block_container']]],
  ['factory_5fargs_2',['factory_args',['../structuhd_1_1extension_1_1extension_1_1factory__args.html',1,'uhd::extension::extension']]],
  ['factory_5ft_3',['factory_t',['../classuhd_1_1rfnoc_1_1registry.html#a35687c6cccafe70ff031db3029ad6390',1,'uhd::rfnoc::registry']]],
  ['factory_5ftype_4',['factory_type',['../classuhd_1_1extension_1_1extension.html#a00862a8d24c7782c5e8de8c8d92ac7f2',1,'uhd::extension::extension']]],
  ['family_20motherboard_20slot_20names_5',['Family Motherboard Slot Names',['../page_configuration.html#config_subdev_slotnames',1,'USRP Family Motherboard Slot Names'],['../page_configuration.html#config_subdev_default',1,'USRP Family Motherboard Slot Names']]],
  ['faq_6',['FAQ',['../page_compat.html#compat_faq',1,'']]],
  ['fast_20and_20slow_7',['Fast and Slow',['../page_usrp_n3xx.html#n3xx_mg_initialization',1,'Device Initialization (Fast and Slow)'],['../page_usrp_n3xx.html#n3xx_rh_initialization',1,'Device Initialization (Fast and Slow)']]],
  ['fatal_8',['fatal',['../namespaceuhd_1_1log.html#afc763c975a139b9051e98ccfa77e570aa162dfd8109dbbdcbe00cca3b71135f27',1,'uhd::log']]],
  ['fbx_20daughterboard_9',['FBX Daughterboard',['../page_fbx.html',1,'page_usrp_x4xx']]],
  ['fbx_20xcvr_20board_10',['FBX XCVR board',['../page_dboards.html#dboards_fbx',1,'']]],
  ['fbx_2edox_11',['fbx.dox',['../fbx_8dox.html',1,'']]],
  ['fc_5fack_12',['fc_ack',['../structuhd_1_1transport_1_1vrt_1_1if__packet__info__t.html#a8b71ba72e7fdf504eb921dc5676084e2',1,'uhd::transport::vrt::if_packet_info_t']]],
  ['fe_5fconnection_2ehpp_13',['fe_connection.hpp',['../fe__connection_8hpp.html',1,'']]],
  ['fe_5fconnection_5ft_14',['fe_connection_t',['../classuhd_1_1usrp_1_1fe__connection__t.html',1,'uhd::usrp::fe_connection_t'],['../classuhd_1_1usrp_1_1fe__connection__t.html#adc80c664a4c3bbcf752efa8a66fb12c1',1,'uhd::usrp::fe_connection_t::fe_connection_t(sampling_t sampling_mode, bool iq_swapped, bool i_inverted, bool q_inverted, double if_freq=0.0)'],['../classuhd_1_1usrp_1_1fe__connection__t.html#a7334a4c7ef7e755e0d585bb8765bb9ea',1,'uhd::usrp::fe_connection_t::fe_connection_t(const std::string &amp;conn_str, double if_freq=0.0)']]],
  ['feature_20list_15',['Feature list',['../page_octoclock.html#octoclock_features',1,'']]],
  ['feature_5fid_5ft_16',['feature_id_t',['../classuhd_1_1features_1_1discoverable__feature.html#a1a5a211601b5474a17afb6e6bd91c927',1,'uhd::features::discoverable_feature']]],
  ['features_17',['Features',['../page_usrp_e3xx.html#e31x_device',1,'E310-specific Features'],['../page_usrp_e3xx.html#e320_neon',1,'E320-specific Features'],['../page_usrp1.html#usrp1_emul',1,'Missing and Emulated Features'],['../page_usrp_n3xx.html#n3xx_mg',1,'N310-specific Features'],['../page_usrp_n3xx.html#n3xx_rh',1,'N32x-specific Features'],['../page_usrp_x4xx.html#x4xx_overview',1,'Overview and Features']]],
  ['features_18',['features',['../page_usrp1.html#usrp1_emul_list',1,'List of emulated features'],['../page_usrp1.html#usrp1_emul_listmissing',1,'List of missing features']]],
  ['features_20list_19',['Comparative Features List',['../page_usrp_x4xx.html#x4xx_feature_list',1,'']]],
  ['features_20list_20',['features list',['../page_usrp1.html#usrp1_features',1,'Comparative features list'],['../page_usrp2.html#usrp2_features',1,'Comparative features list'],['../page_usrp_b100.html#b100_features',1,'Comparative features list'],['../page_usrp_e1x0.html#e1x0_features',1,'Comparative features list'],['../page_usrp_e3xx.html#e3xx_feature_list',1,'Comparative features list'],['../page_usrp_n3xx.html#n3xx_feature_list',1,'Comparative features list'],['../page_usrp_x3x0.html#x3x0_feature_list',1,'Comparative features list']]],
  ['features_20list_20b200_20b210_20b200mini_21',['Comparative features list - B200/B210/B200mini',['../page_usrp_b200.html#b200_features',1,'']]],
  ['fedora_22',['Fedora',['../page_install.html#install_linux_ourbins_fedora',1,'Fedora'],['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_netcfg_if',1,'Interface Configuration File (Fedora)'],['../md_usrp3_2build__instructions.html#autotoc_md117',1,'Setting up build dependencies on Ubuntu and Fedora'],['../page_build_guide.html#build_dependencies_fedora',1,'Setting up the dependencies on Fedora']]],
  ['fft_5fblock_5fcontrol_23',['fft_block_control',['../classuhd_1_1rfnoc_1_1fft__block__control.html',1,'uhd::rfnoc']]],
  ['fft_5fblock_5fcontrol_2ehpp_24',['fft_block_control.hpp',['../fft__block__control_8hpp.html',1,'']]],
  ['fft_5fdirection_25',['fft_direction',['../namespaceuhd_1_1rfnoc.html#a736db94b99d4f6dd8d9a72c77c196958',1,'uhd::rfnoc']]],
  ['fft_5fmagnitude_26',['fft_magnitude',['../namespaceuhd_1_1rfnoc.html#a17a013ec137d9df84f769d233b3e150d',1,'uhd::rfnoc']]],
  ['fft_5fshift_27',['fft_shift',['../namespaceuhd_1_1rfnoc.html#a4a6db74097698c64df3a959486bccf83',1,'uhd::rfnoc']]],
  ['file_28',['file',['../structuhd_1_1log_1_1logging__info.html#a3948caffa600b16daa52a13a4ed31279',1,'uhd::log::logging_info']]],
  ['file_20fedora_29',['Interface Configuration File (Fedora)',['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_netcfg_if',1,'']]],
  ['file_20i_20o_20sim_5ffile_5fio_20svh_30',['File I/O (sim_file_io.svh)',['../md_usrp3_2sim_2libs__general.html#autotoc_md201',1,'']]],
  ['file_20system_31',['file system',['../page_usrp_e3xx.html#e31x_fs',1,'E310/E312/E313 file system'],['../page_usrp_e3xx.html#e320_fs',1,'E320 file system'],['../page_usrp_e3xx.html#e3xx_getting_started_fs_update',1,'Updating the file system'],['../page_usrp_n3xx.html#n3xx_getting_started_fs_update',1,'Updating the file system']]],
  ['files_32',['Files',['../page_configfiles.html',1,'Configuration Files'],['../page_calibration.html#ignore_cal_file',1,'Ignoring Calibration Files']]],
  ['files_33',['files',['../page_configuration.html#config_mpm',1,'Device Configuration through MPM configuration files'],['../page_configfiles.html#configfiles_format',1,'Format of the configuration files'],['../page_configfiles.html#configfiles_location',1,'Location of configuration files']]],
  ['filesystem_34',['FILESYSTEM',['../namespaceuhd_1_1usrp_1_1cal.html#a48b1a78fb63c973e5150bb82ea10badda8c4bad9563596861cd35a1829152b866',1,'uhd::usrp::cal']]],
  ['filesystem_20using_20mender_35',['Updating the Filesystem Using Mender',['../page_usrp_x4xx.html#x4xx_updating_filesystems_mender',1,'']]],
  ['filesystems_36',['Updating Filesystems',['../page_usrp_x4xx.html#x4xx_updating_filesystems',1,'']]],
  ['filesystems_37',['filesystems',['../page_usrp_e3xx.html#e3xx_fsbuild_docker',1,'Using Docker to build filesystems'],['../page_usrp_n3xx.html#n3xx_fsbuild_docker',1,'Using Docker to build filesystems']]],
  ['filesystems_20and_20sd_20card_20images_38',['filesystems and SD card images',['../page_usrp_e3xx.html#e3xx_fsbuild',1,'Building custom filesystems and SD card images'],['../page_usrp_n3xx.html#n3xx_fsbuild',1,'Building custom filesystems and SD card images']]],
  ['filter_20and_20antenna_20switches_39',['Filter and Antenna Switches',['../page_usrp_e3xx.html#e31x_dboard_e310_band_select',1,'Frontend Filter and Antenna Switches'],['../page_usrp_e3xx.html#e31x_dboard_e310_frontend_a_switches',1,'Frontend Side A Filter and Antenna Switches'],['../page_usrp_e3xx.html#e31x_dboard_e310_frontend_b_switches',1,'Frontend Side B Filter and Antenna Switches']]],
  ['filter_20api_40',['Filter API',['../page_usrp_n3xx.html#n3xx_filter_api',1,'']]],
  ['filter_5finfo_5fbase_41',['filter_info_base',['../classuhd_1_1filter__info__base.html',1,'uhd::filter_info_base'],['../classuhd_1_1filter__info__base.html#aa810ac3075c25bef51010487c95c6467',1,'uhd::filter_info_base::filter_info_base()']]],
  ['filter_5fnode_42',['filter_node',['../classuhd_1_1rfnoc_1_1detail_1_1filter__node.html',1,'uhd::rfnoc::detail']]],
  ['filter_5fnode_2ehpp_43',['filter_node.hpp',['../filter__node_8hpp.html',1,'']]],
  ['filter_5ftype_44',['filter_type',['../classuhd_1_1filter__info__base.html#a6012599f30b48222e25da985f7191dde',1,'uhd::filter_info_base']]],
  ['filters_2ehpp_45',['filters.hpp',['../filters_8hpp.html',1,'']]],
  ['find_46',['find',['../classuhd_1_1device.html#a1b103f9db343b8ef9439677c670d05de',1,'uhd::device::find()'],['../page_usrpctl.html#usrpctl_find',1,'find']]],
  ['find_5fblocks_47',['find_blocks',['../classuhd_1_1rfnoc_1_1rfnoc__graph.html#ac2b19ce9d74cd3b60cf37e91fe45f4b5',1,'uhd::rfnoc::rfnoc_graph::find_blocks(const std::string &amp;block_id_hint) const =0'],['../classuhd_1_1rfnoc_1_1rfnoc__graph.html#ada7d78f587dd31ba528203fac3c04fc1',1,'uhd::rfnoc::rfnoc_graph::find_blocks(const std::string &amp;block_id_hint) const']]],
  ['find_5fimage_5fpath_48',['find_image_path',['../namespaceuhd.html#a3b92d30c50b383499da9c0afa5b6f9a4',1,'uhd']]],
  ['find_5ft_49',['find_t',['../classuhd_1_1device.html#a1c0df242e98ebd11c5eaff7d6c8052d4',1,'uhd::device']]],
  ['find_5futility_50',['find_utility',['../namespaceuhd.html#add3da6cb44cc9cee929bbcf68fcfd3a7',1,'uhd']]],
  ['fir_5ffilter_5fblock_5fcontrol_51',['fir_filter_block_control',['../classuhd_1_1rfnoc_1_1fir__filter__block__control.html',1,'uhd::rfnoc']]],
  ['fir_5ffilter_5fblock_5fcontrol_2ehpp_52',['fir_filter_block_control.hpp',['../fir__filter__block__control_8hpp.html',1,'']]],
  ['firewall_53',['Configuring the Firewall',['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_netcfg_firewall',1,'']]],
  ['firewall_20issues_54',['Firewall Issues',['../page_usrp_x3x0.html#x3x0_comm_issues_firewall',1,'']]],
  ['firewall_20issues_55',['Firewall issues',['../page_usrp2.html#usrp2_commprob_firewall',1,'']]],
  ['firmware_20and_20fpga_20images_56',['Firmware and FPGA Images',['../page_images.html',1,'page_devices']]],
  ['firmware_20builds_57',['firmware builds',['../page_images.html#images_building_fx2',1,'FX2 firmware builds'],['../page_images.html#images_building_zpu',1,'ZPU firmware builds']]],
  ['firmware_20images_58',['Getting the latest firmware images',['../page_octoclock.html#getting_latest',1,'']]],
  ['firmware_20via_20ethernet_59',['Uploading the firmware via Ethernet',['../page_octoclock.html#firmware',1,'']]],
  ['firmware_5floaded_60',['firmware_loaded',['../classuhd_1_1transport_1_1usb__device__handle.html#a7d0568f3223ba2f980f5386a3594ccdf',1,'uhd::transport::usb_device_handle']]],
  ['firmware_5fpath_61',['firmware_path',['../structuhd_1_1image__loader_1_1image__loader__args__t.html#ac6e992e74fcfcceb3dd67790614f4bd4',1,'uhd::image_loader::image_loader_args_t']]],
  ['flags_62',['flags',['../page_usrp_e3xx.html#e320_eeprom_flags',1,'EEPROM flags'],['../page_usrp_n3xx.html#n3xx_mg_eeprom_flags',1,'EEPROM flags'],['../page_usrp_n3xx.html#n3xx_rh_eeprom_flags',1,'EEPROM flags']]],
  ['flash_63',['FLASH',['../namespaceuhd_1_1usrp_1_1cal.html#a48b1a78fb63c973e5150bb82ea10badda227b519e83a8b99329302ad2d37d0bbb',1,'uhd::usrp::cal']]],
  ['flash_64',['Load the Images onto the On-board Flash',['../page_usrp_x3x0.html#x3x0_flash',1,'']]],
  ['flash_20memory_20and_20eeprom_65',['Flash Memory and EEPROM',['../page_zbx.html#zbx_flash',1,'']]],
  ['flash_20usrp_20n_20series_20only_66',['Load the Images onto the On-board Flash (USRP-N Series only)',['../page_usrp2.html#usrp2_loadflash',1,'']]],
  ['flashing_20emmc_67',['Flashing eMMC',['../page_usrp_x4xx.html#x4xx_flash_emmc',1,'']]],
  ['flavors_68',['Flavors',['../page_usrp_e3xx.html#e320_fpga_flavours',1,'FPGA Image Flavors'],['../page_usrp_n3xx.html#n3xx_getting_started_fpga_update_flavors',1,'FPGA Image Flavors'],['../page_usrp_x3x0.html#x3x0_load_fpga_imgs_fpga_flavours',1,'FPGA Image Flavors'],['../page_usrp_x4xx.html#x4xx_updating_fpga_types',1,'FPGA Image Flavors']]],
  ['flow_20control_69',['Flow Control',['../page_stream.html#stream_remote_rfnoc_fc',1,'']]],
  ['flow_20control_20parameters_70',['Flow control parameters',['../page_transport.html#transport_udp_flow',1,'']]],
  ['flush_71',['flush',['../classuhd_1_1soft__register__base.html#aad7564edffa0f65d7fd442f8e80e9d86',1,'uhd::soft_register_base::flush()'],['../classuhd_1_1soft__register__t.html#a5186e127bc311b14b7281105e5b5430a',1,'uhd::soft_register_t::flush()'],['../classuhd_1_1soft__register__sync__t.html#a9b7824ae6a21fefb6a72f57351119277',1,'uhd::soft_register_sync_t::flush()'],['../classuhd_1_1soft__regmap__t.html#a8ab965a774e9c977d4992ff2daa045b8',1,'uhd::soft_regmap_t::flush()']]],
  ['for_20arm_20platforms_72',['Compiling for ARM platforms',['../page_build_guide.html#build_instructions_unix_arm',1,'']]],
  ['for_20b200_20series_73',['Build Instructions (Xilinx ISE only, for B200 series)',['../md_usrp3_2build__instructions.html#autotoc_md125',1,'']]],
  ['for_20custom_20drivers_74',['Extending the calibration utility for custom drivers',['../page_power.html#power_usercal_extend',1,'']]],
  ['for_20dealing_20with_20settling_20time_20after_20tuning_20on_20receive_3a_75',['Pseudo-code for dealing with settling time after tuning on receive:',['../page_general.html#general_tuning_waitcode',1,'']]],
  ['for_20dynamically_20loadable_20modules_76',['Support for dynamically loadable modules',['../page_general.html#general_misc_dynamic',1,'']]],
  ['for_20other_20boards_20that_20usrp1_77',['DBSRX - Modifying for other boards that USRP1',['../page_dboards.html#dboards_dbsrxmod',1,'']]],
  ['for_20programmable_20logic_78',['DDR4 Memory for Programmable Logic',['../page_usrp_x4xx.html#x4xx_pl_dram',1,'']]],
  ['for_20seconds_79',['Method 2 - query the GPSDO for seconds',['../page_sync.html#sync_time_gpsdo',1,'']]],
  ['for_20the_20e320_80',['Modifying and compiling UHD and MPM for the E320',['../page_usrp_e3xx.html#e3xx_software_dev',1,'']]],
  ['for_20the_20n3xx_81',['Modifying and compiling UHD and MPM for the N3XX',['../page_usrp_n3xx.html#n3xx_software_dev',1,'']]],
  ['for_20usb_20linux_82',['Setup Udev for USB (Linux)',['../page_transport.html#transport_usb_udev',1,'']]],
  ['for_20usrp_20x_20series_20device_200_3a_83',['Configuration for USRP-X Series device 0:',['../page_usrp_x3x0.html#autotoc_md72',1,'']]],
  ['for_20usrp_20x_20series_20device_201_3a_84',['Configuration for USRP-X Series device 1:',['../page_usrp_x3x0.html#autotoc_md73',1,'']]],
  ['for_20usrp_20x3x0_20series_85',['System Configuration for USRP X3x0 Series',['../page_usrp_x3x0_config.html',1,'page_usrp_x3x0']]],
  ['for_20x_20series_20pcie_20connectivity_86',['NI RIO Kernel Modules for X-Series PCIe Connectivity',['../page_ni_rio_kernel.html',1,'page_usrp_x3x0']]],
  ['force_5fdirty_87',['force_dirty',['../classuhd_1_1experts_1_1dag__vertex__t.html#a953710e53a6f8bacb6238949ae465d5d',1,'uhd::experts::dag_vertex_t::force_dirty()'],['../classuhd_1_1experts_1_1data__node__t.html#a953b548dfd592eee5913098e5745f21f',1,'uhd::experts::data_node_t::force_dirty()'],['../classuhd_1_1rfnoc_1_1dirtifier__t.html#a1a8d615bb1cc8d9d6e4fc4e83f667615',1,'uhd::rfnoc::dirtifier_t::force_dirty()'],['../classuhd_1_1rfnoc_1_1property__base__t.html#a087bf7c1c9862dcad8a50e8be2f4e879',1,'uhd::rfnoc::property_base_t::force_dirty()'],['../classuhd_1_1rfnoc_1_1property__t.html#ab74ecbdfdd1338ccab42680b84f7a9c3',1,'uhd::rfnoc::property_t::force_dirty()'],['../classuhd_1_1dirty__tracked.html#a38147c11ea67ae0ef8f0196ab6013fa6',1,'uhd::dirty_tracked::force_dirty()']]],
  ['force_5ftimeout_88',['force_timeout',['../classuhd_1_1rfnoc_1_1mock__reg__iface__t.html#a8ba1a1783989ffe0055bcbe59d3f0d4c',1,'uhd::rfnoc::mock_reg_iface_t']]],
  ['format_20of_20binary_20data_89',['Format of binary data',['../classuhd_1_1usrp_1_1cal_1_1database.html#cal_db_blob',1,'']]],
  ['format_20of_20the_20configuration_20files_90',['Format of the configuration files',['../page_configfiles.html#configfiles_format',1,'']]],
  ['format_20specification_91',['Format Specification',['../page_configuration.html#config_stream_args_cpu_format',1,'CPU Data Format Specification'],['../page_configuration.html#config_stream_args_otw_format',1,'Over-the-wire Data Format Specification']]],
  ['format_20strings_92',['Internal format strings',['../page_converters.html#converters_formats_internal',1,'']]],
  ['formats_20and_20converter_20choice_93',['Formats and Converter Choice',['../page_converters.html#converters_formats',1,'']]],
  ['formatting_94',['Log formatting',['../log_8hpp.html#loghpp_formatting',1,'']]],
  ['forward_95',['FORWARD',['../namespaceuhd_1_1rfnoc.html#a736db94b99d4f6dd8d9a72c77c196958abfec72bb37910c61f36b6c29a1f7ec31',1,'uhd::rfnoc']]],
  ['forwarding_20behavior_96',['Property Propagation and Action Forwarding Behavior',['../classuhd_1_1rfnoc_1_1split__stream__block__control.html#ss_fwd_behavior',1,'']]],
  ['forwarding_5fmap_5ft_97',['forwarding_map_t',['../classuhd_1_1rfnoc_1_1node__t.html#a71f1a456a6e63784add136832e4ce8b6',1,'uhd::rfnoc::node_t']]],
  ['forwarding_5fpolicy_5ft_98',['forwarding_policy_t',['../classuhd_1_1rfnoc_1_1node__t.html#ac2c40910cc5438ffebf6a68d9cdfa705',1,'uhd::rfnoc::node_t']]],
  ['fosphor_5fblock_5fcontrol_99',['fosphor_block_control',['../classuhd_1_1rfnoc_1_1fosphor__block__control.html',1,'uhd::rfnoc']]],
  ['fosphor_5fblock_5fcontrol_2ehpp_100',['fosphor_block_control.hpp',['../fosphor__block__control_8hpp.html',1,'']]],
  ['fosphor_5fwaterfall_5fmode_101',['fosphor_waterfall_mode',['../namespaceuhd_1_1rfnoc.html#ade8db4b0b967368b6e4310e487dcdd57',1,'uhd::rfnoc']]],
  ['fosphor_5fwaterfall_5fpredivision_5fratio_102',['fosphor_waterfall_predivision_ratio',['../namespaceuhd_1_1rfnoc.html#aabaa54a12a792ad8c1eb4be29ad84408',1,'uhd::rfnoc']]],
  ['found_103',['Found',['../md_usrp3_2sim_2running__testbenches.html#autotoc_md217',1,'ModelSim Not Found'],['../md_usrp3_2sim_2running__testbenches.html#autotoc_md218',1,'ModelSim Simulation Libraries Not Found'],['../md_usrp3_2sim_2running__testbenches.html#autotoc_md216',1,'Vivado Not Found']]],
  ['fp_5fcompare_5fdelta_104',['fp_compare_delta',['../classuhd_1_1math_1_1fp__compare_1_1fp__compare__delta.html',1,'uhd::math::fp_compare::fp_compare_delta&lt; float_t &gt;'],['../classuhd_1_1math_1_1fp__compare_1_1fp__compare__delta.html#a0d28a5e80a962409febfcc2ae207a659',1,'uhd::math::fp_compare::fp_compare_delta::fp_compare_delta(float_t value)'],['../classuhd_1_1math_1_1fp__compare_1_1fp__compare__delta.html#a72801db2fb96561439b38209d09eada1',1,'uhd::math::fp_compare::fp_compare_delta::fp_compare_delta(float_t value, float_t delta)'],['../classuhd_1_1math_1_1fp__compare_1_1fp__compare__delta.html#ab55d16ccc8061bf50f5bfe00d9157502',1,'uhd::math::fp_compare::fp_compare_delta::fp_compare_delta(const fp_compare_delta&lt; float_t &gt; &amp;copy)'],['../classuhd_1_1math_1_1fp__compare_1_1fp__compare__delta.html#a74f5ca296ad4cd2a4ae0512949926261',1,'uhd::math::fp_compare::fp_compare_delta::fp_compare_delta(float value)'],['../classuhd_1_1math_1_1fp__compare_1_1fp__compare__delta.html#a3f703bbdffe61e2414a2f5377c772049',1,'uhd::math::fp_compare::fp_compare_delta::fp_compare_delta(double value)']]],
  ['fp_5fcompare_5fdelta_2eipp_105',['fp_compare_delta.ipp',['../fp__compare__delta_8ipp.html',1,'']]],
  ['fp_5fcompare_5fepsilon_106',['fp_compare_epsilon',['../classuhd_1_1math_1_1fp__compare_1_1fp__compare__epsilon.html',1,'uhd::math::fp_compare::fp_compare_epsilon&lt; float_t &gt;'],['../classuhd_1_1math_1_1fp__compare_1_1fp__compare__epsilon.html#a76fd813d32764f3d8aa87ff20dbe2546',1,'uhd::math::fp_compare::fp_compare_epsilon::fp_compare_epsilon(float_t value)'],['../classuhd_1_1math_1_1fp__compare_1_1fp__compare__epsilon.html#aed5606efbe4162f8280c79f49aec968b',1,'uhd::math::fp_compare::fp_compare_epsilon::fp_compare_epsilon(float_t value, float_t epsilon)'],['../classuhd_1_1math_1_1fp__compare_1_1fp__compare__epsilon.html#a55aa68e2927f90656e6a4b2ec5f3f53e',1,'uhd::math::fp_compare::fp_compare_epsilon::fp_compare_epsilon(const fp_compare_epsilon&lt; float_t &gt; &amp;copy)'],['../classuhd_1_1math_1_1fp__compare_1_1fp__compare__epsilon.html#a960004c277426333add276efa68d0a1f',1,'uhd::math::fp_compare::fp_compare_epsilon::fp_compare_epsilon(float value)'],['../classuhd_1_1math_1_1fp__compare_1_1fp__compare__epsilon.html#add6fe40d8ecba6a42d5843c59f557bdb',1,'uhd::math::fp_compare::fp_compare_epsilon::fp_compare_epsilon(double value)']]],
  ['fp_5fcompare_5fepsilon_2eipp_107',['fp_compare_epsilon.ipp',['../fp__compare__epsilon_8ipp.html',1,'']]],
  ['fp_5fcompare_5fepsilon_3c_20double_20_3e_108',['fp_compare_epsilon&lt; double &gt;',['../classuhd_1_1math_1_1fp__compare_1_1fp__compare__epsilon.html',1,'uhd::math::fp_compare']]],
  ['fp_5fcompare_5fselect_5fdelta_109',['fp_compare_select_delta',['../namespaceuhd_1_1math_1_1fp__compare.html#a174afbb3bb2990fbd4c77afb4916b570',1,'uhd::math::fp_compare']]],
  ['fpga_110',['FPGA',['../page_usrp_e3xx.html#e3xx_getting_started_fpga_update',1,'Updating the FPGA'],['../page_usrp_n3xx.html#n3xx_getting_started_fpga_update',1,'Updating the FPGA'],['../page_usrp_x3x0.html#x3x0_getting_started_fpga_update',1,'Updating the FPGA'],['../page_usrp_x4xx.html#x4xx_updating_fpga',1,'Updating the FPGA']]],
  ['fpga_20and_20host_20operating_20system_111',['The RFSoC CPU/FPGA and Host Operating System',['../page_usrp_x4xx.html#x4xx_overview_rfsoc',1,'']]],
  ['fpga_20and_20host_20operating_20system_112',['FPGA and host operating system',['../page_usrp_e3xx.html#e310_zynq',1,'The Zynq CPU/FPGA and host operating system'],['../page_usrp_e3xx.html#e320_zynq',1,'The Zynq CPU/FPGA and host operating system'],['../page_usrp_n3xx.html#n3xx_zynq',1,'The Zynq CPU/FPGA and host operating system']]],
  ['fpga_20builds_113',['FPGA builds',['../page_images.html#images_building_altera',1,'Altera FPGA builds'],['../page_images.html#images_building_xilinx',1,'Xilinx FPGA builds']]],
  ['fpga_20designs_20with_20xilinx_20chipscope_114',['FPGA designs with Xilinx Chipscope',['../page_usrp_e3xx.html#e31x_hw_chipscope',1,'Debugging custom FPGA designs with Xilinx Chipscope'],['../page_usrp_x3x0.html#x3x0_hw_chipscope',1,'Debugging custom FPGA designs with Xilinx Chipscope']]],
  ['fpga_20does_20my_20usrp_20have_115',['FPGA does my USRP have',['../md_usrp2_2build__instructions.html#autotoc_md100',1,'What FPGA does my USRP have?'],['../md_usrp3_2build__instructions.html#autotoc_md113',1,'What FPGA does my USRP have?']]],
  ['fpga_20dsp_20verification_116',['FPGA DSP Verification',['../page_rdtesting.html#rdtesting_fpgadspverif',1,'']]],
  ['fpga_20dsp_20verification_3a_20automatic_20test_20procedure_117',['FPGA DSP Verification: Automatic Test Procedure',['../page_rdtesting.html#rdtesting_fpgadspverif_auto',1,'']]],
  ['fpga_20dsp_20verification_3a_20manual_20test_20procedure_118',['FPGA DSP Verification: Manual Test Procedure',['../page_rdtesting.html#rdtesting_fpgadspverif_manual',1,'']]],
  ['fpga_20functional_20verification_119',['FPGA Functional Verification',['../page_rdtesting.html#rdtesting_fpgafuncverif',1,'']]],
  ['fpga_20functional_20verification_3a_20automatic_20test_20procedure_120',['FPGA Functional Verification: Automatic Test Procedure',['../page_rdtesting.html#rdtesting_fpgafuncverif_auto',1,'']]],
  ['fpga_20functional_20verification_3a_20manual_20test_20procedure_121',['FPGA Functional Verification: Manual Test Procedure',['../page_rdtesting.html#rdtesting_fpgafuncverif_manual',1,'']]],
  ['fpga_20image_20flavors_122',['FPGA Image Flavors',['../page_usrp_e3xx.html#e320_fpga_flavours',1,'FPGA Image Flavors'],['../page_usrp_n3xx.html#n3xx_getting_started_fpga_update_flavors',1,'FPGA Image Flavors'],['../page_usrp_x3x0.html#x3x0_load_fpga_imgs_fpga_flavours',1,'FPGA Image Flavors'],['../page_usrp_x4xx.html#x4xx_updating_fpga_types',1,'FPGA Image Flavors']]],
  ['fpga_20images_123',['FPGA Images',['../page_images.html',1,'Firmware and FPGA Images'],['../md_fpga.html#autotoc_md94',1,'Pre-built FPGA Images']]],
  ['fpga_20images_124',['FPGA images',['../page_usrp_x3x0.html#x3x0_load_fpga_imgs_jtag',1,'Use JTAG to load FPGA images'],['../page_usrp_x3x0.html#x3x0_load_fpga_imgs_pcie',1,'Use PCI Express to load FPGA images']]],
  ['fpga_20images_20and_20accessing_20user_20settings_125',['Custom FPGA images and accessing user settings',['../page_usrp_b200.html#b200_customfpga',1,'']]],
  ['fpga_20images_20onto_20the_20device_126',['Load FPGA Images onto the Device',['../page_usrp_x3x0.html#x3x0_load_fpga_imgs',1,'']]],
  ['fpga_20led_20control_127',['Using FPGA LED Control',['../page_usrp_x4xx.html#x4xx_usage_rearpanelleds_configurable_fpga',1,'']]],
  ['fpga_20manual_128',['FPGA Manual',['../md_fpga.html',1,'index']]],
  ['fpga_20register_20map_129',['FPGA Register Map',['../page_usrp_e3xx.html#e3xx_regmap',1,'E3XX FPGA Register Map'],['../page_usrp_n3xx.html#n3xx_mg_regmap',1,'FPGA Register Map']]],
  ['fpga_2emd_130',['fpga.md',['../fpga_8md.html',1,'']]],
  ['fpga_3a_20testing_20through_20simulations_131',['FPGA: Testing through Simulations',['../page_rdtesting.html#rdtesting_fpga_testbenches',1,'']]],
  ['fpga_5fload_5fnotification_132',['FPGA_LOAD_NOTIFICATION',['../classuhd_1_1features_1_1discoverable__feature.html#a1a5a211601b5474a17afb6e6bd91c927a691dfa56fe423b59c35b83e4bbd52811',1,'uhd::features::discoverable_feature']]],
  ['fpga_5fpath_133',['fpga_path',['../structuhd_1_1image__loader_1_1image__loader__args__t.html#aafd3ab71283b25ad991b293741166d9b',1,'uhd::image_loader::image_loader_args_t']]],
  ['fragment_5foffset_134',['fragment_offset',['../structuhd_1_1rx__metadata__t.html#aec8f2278ac684af1ca3ac22ddec668ca',1,'uhd::rx_metadata_t']]],
  ['frame_5fbuff_135',['frame_buff',['../classuhd_1_1transport_1_1frame__buff.html',1,'uhd::transport']]],
  ['frame_5fbuff_2ehpp_136',['frame_buff.hpp',['../frame__buff_8hpp.html',1,'']]],
  ['framework_137',['FRAMEWORK',['../structuhd_1_1rfnoc_1_1res__source__info.html#a577c97101a5bc04e551fb8ad5a868cb1a7556b9cd5eb780d19c58a7b25a8dab88',1,'uhd::rfnoc::res_source_info']]],
  ['framework_138',['Framework',['../page_extension.html#extension_capabilities',1,'Capabilities of the Extension Framework'],['../page_extension.html#extension_howto',1,'How to use the Extension Framework']]],
  ['framework_20documentation_139',['Extension Framework documentation',['../page_extension.html',1,'page_devices']]],
  ['freq_5fcompare_5fepsilon_140',['freq_compare_epsilon',['../classuhd_1_1math_1_1fp__compare_1_1freq__compare__epsilon.html',1,'uhd::math::fp_compare::freq_compare_epsilon'],['../classuhd_1_1math_1_1fp__compare_1_1freq__compare__epsilon.html#a51ed698225fd7496635baeb94e46c796',1,'uhd::math::fp_compare::freq_compare_epsilon::freq_compare_epsilon(double value)'],['../classuhd_1_1math_1_1fp__compare_1_1freq__compare__epsilon.html#a2b54823cc1b55b99046aa37b14d503a4',1,'uhd::math::fp_compare::freq_compare_epsilon::freq_compare_epsilon(const freq_compare_epsilon &amp;copy)']]],
  ['freq_5frange_5ft_141',['freq_range_t',['../namespaceuhd.html#a948ed1f408f7737060d0b6a5d75a135d',1,'uhd']]],
  ['frequencies_5fare_5fequal_142',['frequencies_are_equal',['../namespaceuhd_1_1math.html#a65001707f6542c10d304a4118c9d8aa7',1,'uhd::math']]],
  ['frequency_143',['frequency',['../page_usrp_x3x0.html#x3x0_hw_x3x0_hw_ref10M',1,'Ref Clock (10 MHz or other frequency)'],['../page_power.html#power_tune_owner',1,'Retaining gain or power levels across frequency']]],
  ['frequency_20bands_144',['Frequency Bands',['../page_twinrx.html#twinrx_frequency_bands',1,'']]],
  ['frequency_20on_20tx_20vs_20rx_20tuning_145',['Sign of DSP frequency on TX vs. RX tuning',['../page_general.html#general_tuning_dsp_sign',1,'']]],
  ['from_20source_146',['Compiling UHD from Source',['../page_build_guide.html#autotoc_md89',1,'']]],
  ['from_20source_147',['from source',['../page_build_guide.html',1,'Building and Installing UHD from source'],['../page_install.html#install_win_source',1,'Building from source']]],
  ['from_20this_20class_148',['graph. Data nodes and workers are derived from this class.',['../classuhd_1_1experts_1_1dag__vertex__t.html#autotoc_md255',1,'']]],
  ['from_20uhd_149',['from UHD',['../page_usrp_x4xx.html#x4xx_usage',1,'Using a USRP X4x0 from UHD'],['../page_usrp_e3xx.html#e3xx_usage',1,'Using an E3XX USRP from UHD'],['../page_usrp_n3xx.html#n3xx_usage',1,'Using an N3XX USRP from UHD'],['../page_usrp_x3x0.html#x3x0_usage',1,'Using an X3X0 USRP from UHD']]],
  ['from_5fbytes_150',['from_bytes',['../classuhd_1_1mac__addr__t.html#a285bdca39e08991c5558c3dc95e0ef1a',1,'uhd::mac_addr_t']]],
  ['from_5fstr_151',['from_str',['../namespaceuhd_1_1cast.html#a2c6ede73d0be0a3b40290724ce1183e7',1,'uhd::cast::from_str(const std::string &amp;)'],['../namespaceuhd_1_1cast.html#a5b857ba26e9d461d877319aaf48ba5e3',1,'uhd::cast::from_str(const std::string &amp;val)'],['../namespaceuhd_1_1cast.html#aff4429a8c2a2dc19cd761ca615efb109',1,'uhd::cast::from_str(const std::string &amp;val)'],['../namespaceuhd_1_1cast.html#a9172f8c6fb15ba2bc991daf2f07399e8',1,'uhd::cast::from_str(const std::string &amp;val)'],['../namespaceuhd_1_1cast.html#a01ae52e3bbfb7d55e5ebaff8c6c621bb',1,'uhd::cast::from_str(const std::string &amp;val)']]],
  ['from_5fstring_152',['from_string',['../classuhd_1_1mac__addr__t.html#a637f560c3447a8da892bef7ed19f0dde',1,'uhd::mac_addr_t::from_string()'],['../classuhd_1_1usrp_1_1dboard__id__t.html#a98fde2a2e0023f21530955a012658553',1,'uhd::usrp::dboard_id_t::from_string()']]],
  ['from_5fticks_153',['from_ticks',['../classuhd_1_1time__spec__t.html#a79cd3047a176bbc734329b599ce29104',1,'uhd::time_spec_t']]],
  ['from_5fuint16_154',['from_uint16',['../classuhd_1_1usrp_1_1dboard__id__t.html#a438b4bcfd76d037ac13345bcd89fd40d',1,'uhd::usrp::dboard_id_t']]],
  ['fromstr_5fcast_155',['fromstr_cast',['../namespaceuhd_1_1cast.html#a3505f7c302ba8fbf759c28d888cee8f3',1,'uhd::cast']]],
  ['front_20and_20back_20panels_156',['Front and Back Panels',['../page_usrp_x4xx.html#x4xx_overview_panels',1,'']]],
  ['front_20and_20rear_20panel_157',['Front and Rear Panel',['../page_usrp_e3xx.html#e320_panels',1,'Front and Rear Panel'],['../page_usrp_n3xx.html#n3xx_mg_panels',1,'Front and Rear Panel'],['../page_usrp_n3xx.html#n3xx_rh_panels',1,'Front and Rear Panel']]],
  ['front_20end_20others_158',['Align LOs in the front-end (others)',['../page_sync.html#sync_phase_lootherfe',1,'']]],
  ['front_20end_20sbx_20ubx_159',['Align LOs in the front-end (SBX, UBX)',['../page_sync.html#sync_phase_lo',1,'']]],
  ['front_20end_20settling_20time_160',['RF front-end settling time',['../page_general.html#general_tuning_rfsettling',1,'']]],
  ['front_20panel_161',['Front Panel',['../page_usrp_e3xx.html#e31x_hw_front_panel',1,'Front Panel'],['../page_usrp_x3x0.html#x3x0_hw_fpanel',1,'Front Panel']]],
  ['front_20panel_20gpio_162',['Front Panel GPIO',['../page_usrp_e3xx.html#e320_gpio',1,'Front Panel GPIO'],['../page_usrp_x3x0.html#x3x0_hw_gpio',1,'Front Panel GPIO'],['../page_usrp_e3xx.html#e3xx_gpio',1,'Internal or Front-Panel GPIO'],['../page_gpio_api.html#xgpio_fpanel',1,'The Front Panel GPIO'],['../page_usrp_n3xx.html#n3xx_fpgio',1,'The Front-Panel GPIO'],['../page_x400_gpio_api.html#x4x0gpio_fpanel',1,'The X4x0 Front Panel GPIO'],['../page_gpio_api.html#xgpio_fpanel_gpio',1,'X3x0 Front Panel GPIO'],['../page_x400_gpio_api.html#x4x0gpio_fpanel_gpio',1,'X4x0 Front Panel GPIO']]],
  ['front_20panel_20gpio_20connections_163',['Front Panel GPIO Connections',['../page_gpio_api.html#autotoc_md10',1,'Front Panel GPIO Connections'],['../page_usrp_e3xx.html#autotoc_md58',1,'Front Panel GPIO Connections']]],
  ['front_20panel_20leds_164',['Front Panel LEDs',['../page_octoclock.html#front_panel_leds',1,'']]],
  ['front_20panel_20leds_165',['Front panel LEDs',['../page_usrp2.html#usrp2_hw_leds',1,'Front panel LEDs'],['../page_usrp_b100.html#b100_hw_leds',1,'Front panel LEDs'],['../page_usrp_e1x0.html#e1x0_hw_leds',1,'Front panel LEDs']]],
  ['front_20panel_20programmable_20gpios_166',['Front-Panel Programmable GPIOs',['../page_usrp_x4xx.html#x4xx_usage_gpio',1,'']]],
  ['frontend_20bandwidth_167',['Frontend bandwidth',['../page_usrp_b200.html#b200_fe_bw',1,'']]],
  ['frontend_20correction_168',['Device Calibration and Frontend Correction',['../page_calibration.html',1,'page_devices']]],
  ['frontend_20corrections_169',['Frontend Corrections',['../page_calibration.html#calibration_fe_corr',1,'Frontend Corrections'],['../page_usrp_n3xx.html#n3xx_rh_frontend_corrections',1,'N320/N321 Frontend Corrections']]],
  ['frontend_20filter_20and_20antenna_20switches_170',['Frontend Filter and Antenna Switches',['../page_usrp_e3xx.html#e31x_dboard_e310_band_select',1,'']]],
  ['frontend_20gain_171',['Frontend gain',['../page_usrp_b200.html#b200_fe_gain',1,'Frontend gain'],['../page_usrp_e3xx.html#e31x_dboard_e310_gain',1,'Frontend gain']]],
  ['frontend_20lo_20lock_20status_172',['Frontend LO lock status',['../page_usrp_e3xx.html#e31x_dboard_e310_pll',1,'']]],
  ['frontend_20names_173',['Daughterboard Frontend Names',['../page_configuration.html#config_subdev_dbnames',1,'']]],
  ['frontend_20notes_174',['RF Frontend Notes',['../page_usrp_b200.html#b200_fe',1,'']]],
  ['frontend_20side_20a_20filter_20and_20antenna_20switches_175',['Frontend Side A Filter and Antenna Switches',['../page_usrp_e3xx.html#e31x_dboard_e310_frontend_a_switches',1,'']]],
  ['frontend_20side_20b_20filter_20and_20antenna_20switches_176',['Frontend Side B Filter and Antenna Switches',['../page_usrp_e3xx.html#e31x_dboard_e310_frontend_b_switches',1,'']]],
  ['frontend_20tuning_177',['Frontend tuning',['../page_usrp_b200.html#b200_fe_tuning',1,'Frontend tuning'],['../page_usrp_e3xx.html#e31x_dboard_e310_tuning',1,'Frontend tuning']]],
  ['fs_5fpath_178',['fs_path',['../structuhd_1_1fs__path.html',1,'uhd::fs_path'],['../structuhd_1_1fs__path.html#a870903e67054bb5fdee51f191a914c8c',1,'uhd::fs_path::fs_path(void)'],['../structuhd_1_1fs__path.html#a26f03b831cb3c41dd6fc28983d96a669',1,'uhd::fs_path::fs_path(const char *)'],['../structuhd_1_1fs__path.html#afac2c515a7ef0cb2c5b009f2679c0e0c',1,'uhd::fs_path::fs_path(const std::string &amp;)']]],
  ['function_5ftype_179',['function_type',['../namespaceuhd_1_1convert.html#a2b54801a3573380c0496601cb69a0091',1,'uhd::convert']]],
  ['functional_20verification_180',['FPGA Functional Verification',['../page_rdtesting.html#rdtesting_fpgafuncverif',1,'']]],
  ['functional_20verification_3a_20automatic_20test_20procedure_181',['FPGA Functional Verification: Automatic Test Procedure',['../page_rdtesting.html#rdtesting_fpgafuncverif_auto',1,'']]],
  ['functional_20verification_3a_20manual_20test_20procedure_182',['FPGA Functional Verification: Manual Test Procedure',['../page_rdtesting.html#rdtesting_fpgafuncverif_manual',1,'']]],
  ['functions_183',['PkgTestExec Tasks and Functions',['../md_usrp3_2sim_2simulation__libraries.html#autotoc_md221',1,'']]],
  ['further_20information_184',['Further Information',['../index.html#autotoc_md12',1,'']]],
  ['fx2_20firmware_20builds_185',['FX2 firmware builds',['../page_images.html#images_building_fx2',1,'']]]
];
